SparseRC: Sparsity Preserving Model Reduction for RC Circuits With Many Terminals. A novel model order reduction (MOR) method, SparseRC, for multiterminal RC circuits is proposed. Specifically tailored to systems with many terminals, SparseRC employs graph-partitioning and fill-in reducing orderings to improve sparsity during model reduction, while maintaining accuracy via moment matching. The reduced models are easily converted to their circuit representation. These contain much fewer nodes and circuit elements than otherwise obtained with conventional MOR techniques, allowing faster simulations at little accuracy loss.
Keywords for this software
References in zbMATH (referenced in 3 articles )
Showing results 1 to 3 of 3.
- Haasdonk, Bernard: MOR software (2021)
- Nouri, Behzad; Gad, Emad; Nakhla, Michel; Achar, Ram: Model order reduction in microelectronics (2021)
- Benk, Janos; Denk, Georg; Waldherr, Konrad: A holistic fast and parallel approach for accurate transient simulations of analog circuits (2017)