HSPICE® is the industry’s “gold standard” for accurate circuit simulation and offers foundry-certified MOS device models with state-of-the-art simulation and analysis algorithms. With extensive usage in analog/RF/mixed-signal IC design, cell and memory characterization, and chip/package/board/backplane signal integrity simulation, HSPICE is the industry’s most popular, most trusted and comprehensive circuit simulator.

References in zbMATH (referenced in 12 articles )

Showing results 1 to 12 of 12.
Sorted by year (citations)

  1. Talaśka, Tomasz: Parallel, asynchronous, fuzzy logic systems realized in CMOS technology (2019)
  2. Benk, Janos; Denk, Georg; Waldherr, Konrad: A holistic fast and parallel approach for accurate transient simulations of analog circuits (2017)
  3. Jespers, Paul G. A.; Murmann, Boris: Systematic design of analog CMOS circuits. Using pre-computed lookup tables (2017)
  4. Yan, Chao; Greenstreet, Mark R.; Yang, Suwen: Verifying global start-up for a Möbius ring-oscillator (2014)
  5. Lee, Dong-Jin; Markov, Igor L.: CONTANGO: integrated optimization of SoC clock networks (2011) ioport
  6. Aminifar, S.; Yosefi, Gh.: Application of adaptive neuro fuzzy inference system (ANFIS) in implementing of new CMOS fuzzy logic controller (FLC) chip (2007)
  7. Fan, Jianxing; Yang, Huazhong; Wang, Hui; Yan, Xiaolang; Hou, Chaohuan: Phase noise analysis of oscillators with Sylvester representation for periodic time-varying modulus matrix by regular perturbations (2007)
  8. Földesy, P.; Rodríguez-Vázquez, A.: A behavioural modelling technique for visual microprocessor mixed-signal VLSI chips (2002)
  9. Ekinci, A. Suat; Atalar, Abdullah: An electrical circuit theoretical method for time-and frequency-domain solutions of the structural mechanics problems (1999)
  10. Islam, Farhad Fuad; Tamaru, Keikichi: High speed merged array multiplication. (1995) ioport
  11. Tan, Wee Chiew; Meng, Teresa H. Y.: A low-power high performance polygon renderer for computer graphics. (1995) ioport
  12. Liu, Jyh-Charn; Hung, Tzu-Chien: A tight clock synchronization technique for multiprocessor systems (1993)